Unison				•			-			Page 1 of 1	
U.S. PATENT DOCUMENTS FILING DATE NAME CLASS SUBCLASS FILING DATE F G G H I J J K L L DOCUMENT NO. DATE FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION VES NO PP Q DOCUMENT (Including Author, Title, Source, and Pertinent Pages) September 1997 September 1997 September 1997 September 1997 NAME DATE COUNTRY CLASS SUBCLASS TRANSLATION VES NO DATE DOCUMENT (Including Author, Title, Source, and Pertinent Pages) September 1997 September 1997 Vol. 5, No. 3, pages 301-308.	PT				Application No. Unknown	Prasun K. Raha					
U.S. PATENT DOCUMENTS DOCUMENT NO. DATE NAME CLASS SUBCLASS FILING DATE		Int			Docket Number TI-37052	Group	Group Art Unit Fil				
A B B C C D D E E F F G G H I J K L M M FOREIGN PATENT DOCUMENTS FORE											
B C C D D E F F G G H I J K L M M FOREIGN PATENT DOCUMENTS FOREIGN PATENT P			DOCUMENT NO.	DATE	NAME		CLASS	SUBCLA	ASS FIL	ING DATE	
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO P Q DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed- Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308.		Α									
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO P Q DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308.		В					-/				
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308.		С					/	 			
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS TRANSLATION YES NO N DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P BOCUMENT (Including Author, Title, Source, and Pertinent Pages) DATE September 1997 Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308.		D				-A					
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P BOCUMENT (Including Author, Title, Source, and Pertinent Pages) P BOCUMENT (Including Author, Title, Source, and Pertinent Pages) P BOCUMENT (Including Author, Title, Source, and Pertinent Pages) September 1997 September 1997 September 1997		E				$\overline{}$					
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO P Q DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S T T EXAMPLES		F									
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS YES NO N O P O P A B COUNTRY CLASS SUBCLASS TRANSLATION YES NO DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P B Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S COUNTRY CLASS SUBCLASS TRANSLATION YES NO DATE September 1997 September 1997		G								· . · - ·	
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO P P P DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S T EVANGED DATE CONSIDERED		Н									
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS TRANSLATION YES NO DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P B B B B B B B B B B B B		I									
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS TRANSLATION YES NO N		J			/						
FOREIGN PATENT DOCUMENTS DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS TRANSLATION YES NO		К				-					
FOREIGN PATENT DOCUMENTS DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS TRANSLATION YES NO P DOCUMENT (Including Author, Title, Source, and Pertinent Pages) PATE CONSIDERED DATE DATE CONSIDERED		L				-	····				
DOCUMENT NO. DATE COUNTRY CLASS SUBCLASS TRANSLATION YES NO P O DOCUMENT (Including Author, Title, Source, and Pertinent Pages) P Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S EVAMPLES DATE CONSIDERED		M									
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) DOCUMENT (Including Author, Title, Source, and Pertinent Pages) Phiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. September 1997		I		FOR	EIGN PATENT DO	CUMENT	s				
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) Philok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S DATE EVAMPLES DATE CONSIDERED			DOCUMENT NO.	DATE	COUNTRY		CLASS SUBC		is		
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S DATE CONSIDERED		N							YES	NO	
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S DATE CONSIDERED		0				-					
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S DATE CONSIDERED		P									
DOCUMENT (Including Author, Title, Source, and Pertinent Pages) R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. S DATE CONSIDERED		Q/	<u> </u>								
R Hiok-Tiaq Ng and David J. Allstot, CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. T DATE CONSIDERED										_L	
Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 5, No. 3, pages 301-308. T EXAMPLE: DATE CONSIDERED			DOCUMENT (Including Author, Title, Source, and Pertinent Pages)							DATE	
T DATE CONSIDERED	fl		Signal Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems,								
EVAMPLED DATE CONSIDERED	·										
EXAMINER LUU DATE CONSIDERED 4/26/05		T					<u> </u>				
	EX	AMI		U	DATE	CONSIDE	RED 4/26	105			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.			R: Initial if citation considere	ed, whether or not cita					f not in confo	mance and not	

Please type a plus sign (+) inside this box →

Approved for use through 10/31/2002. OMB 0651-0031

E JCTN	nder the Paperwork	Reduction Act of 1995, no per	sons are requ	Patent and aired to respond to a collection of	Trademark Office: U.S. DEPARTMENT OF COMMERCI information unless it displays a valid QMB control number			
(3)	Constitute for Form 4.			Complete If Known				
		PORT 1449APTU		Application Number	10/722,930			
		N DISCLOSURE		Filing Date	11/25/03			
				First Named Inventor	Prasun K. Raha			
2	♥′			Group Art Unit	2817 28/6			
-	(use as many s	heets as necessary)		Examiner Name	TBD			
Sheet	1	of	•	Attorney Docket No.	71.97059			

				U.S. 1	PATENT DOCUM	ENTS
		U.S. Patent Do	cument	Name of Patentee	Date of Pub.	
Exam. Initials*	Cite No.1	Number	Kind Code ² (if known)	or Applicant of Cited Doc.	of Cited Doc. (mm-dd-yyyy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
1/2	AA	5,635,878		Liu et al.	6/3/97	
TW	AB	5,420,547		Kikuchi	5/30/95	
	AC					
	AD					
	ΑE					
	AF					
	AG					
	AH					
	AI					
	AJ					
	AK		P			
	AL					

					FOREIGN PATE	NT DOCUMENTS		
		Foreign Patent Document			Name of Patentee	Date of Pub.		
Exam. Initials*	Cite No.*	Office ³	Number ⁴	Kind Code ² (If known)	or Applicant of Gited Doc.	of Cited Doc. (mm-dd-yyyy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T⁰
	BA							
	BB							
	ВС							
	BD							
	BE							
	8F							
	BG							

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS							
Exam. Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²				
KW	CA	KATAKURA MASAYUKI, Patent Abstracts of Japan, Vol. 1998, No. 01, January 30, 1998, JP 09246922, Publication Date 9/19/97					
TW	CB	KUROOKA KAZUAKI, Patent Abstracts of Japan, Vol. 2000, No. 23, February 10, 2001, JP 2001 156600, Publication Date 5/8/01					
	CC						
	CD						
	CE						
	CF						
	CG						

Examiner	1 14 1	Date	- 1 1
Signature	ω	Considered	1/16/05
		CONSIDERED	7.97.3

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. include copy of this form with next communication to applicant.

US and Foreign Patent Documents: ¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Other Prior Art/Non-Patent Literature Documents: Unique citation designation number. Applicant is to place a check mark here if English Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete this form should be sent to the Chief Information Officer, Patent and Tredemark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231